

The image features several 3D green rectangular blocks of varying sizes and orientations on the left side. In the bottom-left corner, there is a circular icon with a black border and a white center, containing the text 'T1' in a bold, black, sans-serif font. The background is a white brick wall.

Timing Requirements and Timing Verification

A suggestion based on experience

Peter Gliwa

Contents

- Introduction, motivation
- Basics of Timing Analysis
- Timing requirements, Timing methodology
- Summary

The background is a white brick wall. On the left side, there are several white, 3D rectangular blocks of varying sizes and orientations, some stacked and some floating, creating a modern architectural feel. The lighting is soft and even.

Motivation

Why care about timing?


- No **safe** and **highly available** embedded software without rock-solid timing.
- If you don't *properly* care about timing, it will get you in the dark (= late in the project).
- Optimized timing can save \$\$\$
(cf. "*Timing analysis saves OEM €12m*" in my book)




What is this?



The V-model as we know it





It is applicable to timing as well!



The background is a white brick wall. On the left side, there are several white, 3D rectangular blocks of varying sizes and orientations, some stacked and some floating, creating a modern architectural feel.

Basics of Timing Analysis

Timing parameters






Abr.	Explanation (EN)	Erklärung (DE)
IPT	initial pending time	Initialwartezeit
CET	core execution time	Nettolaufzeit
GET	gross execution time	Bruttolaufzeit
RT	response time	Antwortzeit
DT	delta time	Deltazeit
PER	period	Periode
ST	slack time	Restzeit
PRE	preemption	Unterbrechungszeit
JIT	jitter	Jitter
CPU	cpu load	CPU Auslastung
DL	Deadline	Deadline
NST	Net slack time	Nettorestzeit

Analysis Techniques: Summary

- Static Code Analysis
 - How? Analyze binary
 - What? Provide WCET
- Code Simulation
 - How? Simulate processor, execute target machine code
 - What? Run target code on x86
- Measurement
 - How? Instrument SW (T1.cont)
 - What? Get timing parameters, supervise SW
- SW-based Tracing
 - How? Instrument SW (T1.scope)
 - What? Get scheduling traces, see 'the real thing'
- Scheduling simulation
 - How? Simulate OS
 - What? Explore scheduling on x86
- Static Scheduling Analysis
 - How? Mathematical approach
 - What? Provide WCRT

Overview Analysis Techniques





Timing requirements Timing methodology

GLIWA recommendation

- **Step 1**
Collect timing requirements through interviews
- **Step 2**
Initial timing design using scheduling simulation, create timing budgets
- **Step 3**
Monitor budgets through timing measurements (e.g. T1.cont)
Monitor scheduling through tracing (e.g. T1.scope, T1.steaming)
- **Step 4**
Optimize timing (see chapter “Timing optimization” of my book)
- **Step 5**
Verify timing through **automated (!)** timing tests

*This is our suggestion,
a good fit for many
(but not all) projects.*

Step 1: Collecting timing requirements

- Interviews with
 - Functional developers
 - Integrators
 - BSW experts
 - Experts from previous generation of ECU (if any)

Free!
 Download
<https://gliwa.com>
 Book → Online material

Questionnaire regarding timing requirements

Date: _____

Project name/ID: _____

Filled out by (name): _____

Brief description of the timing requirement:

What is the requirement related to?

Description: _____

Please mark with a cross:

Code/functionality

- Physical level
- Model level
- Software component
- Runnable
- C Function
- Code level
- Other: _____

Data

Other: _____

Which timing parameter is relevant?

Please mark with a cross:

- CET (Core Execution Time)
- DT (Delta Time)
- RT (Response Time)
- GET (Gross Execution Time)
- ST (Slack Time)
- NST (Net Slack Time)
- IPT (Initial Pending Time)
- JIT (Jitter)
- PRE (Preemption Time)
- Execution order (e.g. related to runnables)
- Data age (time between read and write or between send and receive/usage of the received data)
- Boot/init: from _____ to _____
- Not applicable
- Other: _____

What type of value is it?

Please mark with a cross:

- Minimal allowed value
- Maximal allowed value
- Average value
- Not applicable
- Other: _____

What is the value (e.g. in μ s or ms)?

Limit or required value: _____

or

Execution order: _____

Step 2a: Initial design using scheduling simulation

- Configure operating systems on all cores
 - Create TASKs
 - Create ISRs
 - Optionally create and assign runnables
- Configure activation patterns
 - When/how are ISRs triggered and TASKs activated?
- Provide BCETs and WCETs to be used in simulation
 - Budgets
 - Measurements from previous generations of the SW

**Step 2a: configure
scheduling simulation**

Step 2b: Initial design using scheduling simulation

- Explore the scheduling
 - Get to know the timing of your ECU early!
 - Optimize
 - Compare different concepts
- Find a solid scheduling
 - The WCETs used in the simulation for TASKs, ISRs and runnables can then function as timing requirements. In other words: if these are not exceeded, the scheduling, the timing is safe.

Step 2b: run and use scheduling simulation



Step 3: Look at the **real** world

- Do not rely on model based timing analysis or scheduling simulation only!
- Models and simulations are **NOT** the reality!
In the end you build real products, not virtual products.




Step 4: Optimize timing (top down)

- Scheduling level
- Memory usage
- Code level



1	unached	unached	unached	-30	--	1 Byte	299	123.658	120.5
2	cached	cached	unached	-30	--	1 Byte	330	123.552	120.7
3	cached	cached	cached	-30	--	1 Byte	292	44.129	45.1
4	cached	cached	cached	-30	--	1 Byte	295	44.844	45.8
5	cached	cached	obje0	-30	--	1 Byte	290	44.656	42.5
6	cached	cached	obje0	-33	--	1 Byte	254	17.590	17.2
7	cached	cached	obje0	-33	wuid	1 Byte	227	17.537	17.1
7a	cached	cached	obje0	-33	wuid	4 Byte	359	5.838	5.7
8	cached	cached	obje0	-35	Duff	1 Byte	283	14.899	14.5
9	unached	cached	obje0	-33	Duff	4 Byte	385	21.603	21.8



Step 5: Verify timing

- Verify timing against requirements
 - E.g. timing parameters CET, RT, DT, CPU-load using measurement
 - scheduling using tracing
- Use **automated (!)** timing tests for all of this!
- Verify
 - In the lab
 - On the HIL
 - In the final environment (the machine, the car, etc.)
- Optionally supervise timing in final product (T1 is **ISO 26262 ASIL D** certified)






Summary

Summary

- A suitable timing methodology is important.
- Define sensible requirements
More is not naturally better. Example: OEM **specified WCET requirements which lead to poorer quality**
 - ASIL-D project adds a degradation concept (and thus more complexity) just to fulfill WCET requirements.
 - Addressing too many timing aspects binds resources and moves the focus away from real timing issues.
- Do not forget the *real* world – in the end you are building *real* embedded systems.



Source: BSE-Galerie



Peter Gliwa

Dipl.-Ing. (BA)

Geschäftsführer (CEO)

GLIWA GmbH embedded systems
Pollinger Str. 1
82362 Weilheim i.OB.
Germany

fon +49 - 881 - 13 85 22 - 10
fax +49 - 881 - 13 85 22 - 99
mobile +49 - 177 - 2 57 86 72

peter.gliwa@gliwa.com
www.gliwa.com



Thank you